The 
Introduction
With advances of ASIC technologies and strong market pressures there is a major interest in the investigation of efficient co-design methodologies for embedded system design. These systems are subject to stringent real time and embedding constraints such as silicon area and/or power consumption. Furthermore, due to the different nature of processing involved in application specific systems, an heterogeneous architecture model composed of multiple software components (e.g., DSPs and RISCs) coupled with dedicated hardware units is generally the only practical way to fit application requirements. Therefore, numerous works have focused on hardware/ software partitioning which is a key step in the co-design flow. For example, approaches in [6] , [8] , [10] target monoprocessor based systems. Mutual exclusion of hardware and software parts is assumed in [7] . In [3] the aim is to determine a distributed real time system composed of processing elements that may perform preemptive schedule. In [12] is presented an extension of the Kernighan/Lin algorithm for functional partitioning but it assumes that the set of units of the target architecture is defined first.
Our aim is to provide solutions that respect real time constraints and minimize the silicon area. Minimizing the area implies generally to make the best reuse of resources. Since this objective may conflict with timing constraints, it is of prime importance to dispose of a global metric able to guide the partitioning heuristic in the allocation of components. In [8] , a global criticality metric is based on the assumption that the target system contains only one SW component, exploiting then the sequential nature of software processing. With heterogeneous multiprocessor systems, this assumption is not valid yet and a task may have several SW implementations [9] . Consequently, we use a path length metric based on the critical path length introduced in [1] . But the aim of [1] is to achieve the fastest schedule of a set of tasks on a predesigned system defined as a set of interconnected processors.
Hardware-software co-design

The target architecture
Since the complexity of applications and ASIC technologies are both increasing continuously, it is of prime importance to deal with systems on a chip composed of several processor cores associated with dedicated functional units. Furthermore, according to the nature of processing involved in the application, different types of processor cores (e.g., RISC and DSP) could be integrated in the target architecture. Therefore, based on a library of HW and SW components, each one executing one or several tasks, the aim of partitioning is to select the set of components that corresponds to the better implementation of the application, i.e. the implementation which respects timing constraints and minimize an objective function. In the sequel, our partitioning algorithm attempts to minimize the total area of the system but other objective functions could be investigated.
System specification
Numerous static signal processing applications can be described with an acyclic data flow graph (DFG) [2] , [11] , G T =(V T ,E T ), where nodes (τ i ∈V T ) represent tasks, and edges (e ij ∈ E T ) represent dependencies. Each edge is annotated with the volume of data d i,j to be transferred between τ i and τ j . For sake of simplicity a single timing constraint T max is set up for all the ending nodes of G T but extending the algorithm with different timing constraints is straightforward. In figure 1 is given an example (issued from [1] ) of a DFG representation of a system. The function area is the incremental area that must be added to the system to implement the function. Each task must have at least one realization model in the library of HW and SW units. In the example depicted in figure 1 each task has as many realization models than units in the library.
Path Analysis based Partitioning Algorithm (PA
)
One of the major problems encountered by partitioning heuristics is to evaluate at each decision step the impact implied by mapping a task on a component on future iterations of the algorithm [9] . We use an extension of the path analysis introduced in [1] to evaluate the time criticality resulting of the assignment of a task to a component.
Communications between components
The partitioning algorithm uses a simple communication model to evaluate delays due to data transfers between tasks:
where d i,j is the number of data to be transferred between tasks τ i et τ j on units k and m and D k,m is equal to the lowest input and output throughputs of units k and m.
Path length evaluation
PA
2 is based on the study of the path lengths issued from a task to any ending task of the graph. The approach presented in [1] attempts to determine the partition that minimizes the total execution time and only minimum critical path lengths are evaluated. Since the aim of PA 2 is to provide solutions that respect timing constraints and minimize the total area, we consider both minimum and maximum path lengths. The minimal (resp. maximum) path length pl min (resp. pl max ) from a task τ i is the shortest (longest) path in the DFG from τ i to any ending task. The 
evaluation of these paths takes data communications into account: where t exe (τ i ,u k ) is the execution time of the task τ i on u k , succ(τ i ) represents the set of direct successors of task τ i and u l is the component that executes τ j . These two path lengths are evaluated for each task and each component of the library. The longest path length pl max (τ i ,u k ) whatever τ i , a source node of the DFG, is noted PL MAX . An example of computation of the minimum path issued from τ 5 (figure 1) is given in figure 2.
From a given task, the path lengths provide the estimated boundaries on time delays until complete executions of ending tasks of the graph. Evaluations of these paths do not depend on the schedule of tasks and can be performed in a former static step of the partitioning algorithm [1] .
The partitioning heuristic is based on a scheduling algorithm that determines an assignment and a schedule to data ready tasks, i.e. tasks whose predecessors have been scheduled. In order to guide the partitioning process, the algorithm computes available times associated with couples <task, implementation model>. The computation of an available time takes into account the time constraints settled on ending tasks, path lengths issued from the task and instants of availability of data deduced from the schedule of predecessors of the task.
Available times of tasks
For each data ready task, available times are computed for any HW and SW components that are able to realize it. Since the partitioning algorithm is based on an iterative process, we distinguish instances of components that have been added in the architecture in previous iterations from new instances deduced from models of the component In practice, an accurate value of T a (τ i ,u k ) is evaluated by scanning the idle time slots of u k in order to find the earliest time slot greater than t exec (τ i ,u k ) and such that data required by τ i are available.
Two relations between path lengths and task available times are obvious ( Figure 3 ):
• (a) If pl min (τ i ,u k )< T a (τ i ,u k ) and pl max (τ i ,u k )< T a (τ i ,u k ) then scheduling τ i on u k is not harmful for successive partitioning iterations.
• (b) If pl min (τ i ,u k )> T a (τ i ,u k ) and pl max (τ i ,u k )> T a (τ i ,u k ) then the schedule of τ i on u k leads to the obvious failure of the partitioning due to timing constraint violations.
But these relations are not sufficient to guide the partitioning algorithm in all cases (Figure 3.c) . Other metrics are introduced to help the assignation process.
• Relative execution time drop: e(τ i ,u k )
This value represents the difference between the execution time of τ i by u k and the lowest execution time of τ i by components of the library: 
This value gives the maximum available time frame to schedule τ i (and successors of τ i ) on u k (Figure 3 ):
Components with the largest values of δ(τ i ,u k ) are those that impose the lowest constraints on the partitioning.
• Discrimination factor: γ(τ i ,u k )
The discrimination factor is a weighted relative value giving the amount of time taken by u k on the available time frame δ(τ i ,u k ) associated with τ i and its successors. This factor is weighted by the relative task position to lessen its influence as the algorithm proceeds.
Task partitioning
Based on this set of metrics, the partitioning algorithm iterates with data ready tasks. Let τ i and A n be respectively a data ready task and an architecture under construction.
In a first phase, the algorithm encourages the reuse of instances of A n . With instances u k ∈A n able to realize τ i the algorithm constructs three lists (Figure 4 ):
• List L 1 reuse : In this list are placed instances u k ∈A n such that pl max (τ i ,u k ) ≤ T a (τ i ,u k ).
• List L 2 reuse : This list contains instances u k ∈A n such that γ(τ i ,u k ) ≥ T reuse where T reuse is a threshold value set up by the designer. Setting T reuse close to 0 enforces the reuse of instances. On the contrary, fixing T reuse close to 1 attempts to provide solutions with lower execution times since the algorithm keeps a greater temporal margin according to time constraints.
• List L others : Remaining instances of A n able to realize τ i and such that pl min (τ i ,u k ) ≤ T a (τ i ,u k ) are placed in the list L others .
With new instances derived from the library, the algorithm constructs a new list L new and updates the list L others :
• List L new : This list contains new instances u k such that γ(τ i ,u k ) ≥ T new where T new is a second threshold value set up by the designer. If T new is close to 1 the algorithm attempts to provide solutions with fast components. If T new is close to 0 the algorithm tries to minimize the Note that since the effect of the discrimination factor γ(τ i ,u k ) is lessened as the algorithm proceeds, the number of instances placed in lists L 2 reuse and L new increases and in the meanwhile the temporal margin kept by the algorithm decreases. This feature permits to approach the time constraints when ending tasks and tasks close to ending tasks are scheduled.
Results
This algorithm has been developed in C. Results about the simple example given in figure 1 are detailed first. We consider three different time constraints: 9,14 and 20 time units. Values of minimum and maximum path lengths are given in figure 5 . Results of our partitioning algorithm and a comparaison with the HCP algorithm [1] are illustrated in figure 6 . If the time constraint is set up to 9 time units, PA 
Order of selection of lists instances ∈A n new instances Another example corresponds to a frequency domain block adaptive acoustic echo canceller (GMDFα [4] ) whose DFG is given in figure 7 . We consider a DSP56002 processor with a mean I/O throughput of 10 7 words/second and two hardware components ( figure 8) . Static values used by the algorithm are also given. The sampling frequency imposes a time constraint of 8 ms. With a software only solution, there is a time constraint violation. Figure 9 shows results of partitioning that illustrate the effect of threshold values. In the second column, the algorithm assigns a software component SW to the initial task 1. This unit is used again, until the task 19 is reached where γ(19,SW) < T reuse . Then a hardware unit HW2 is added and remaining tasks of the graph are scheduled on it, in order to match the time constraint. In this solution, 
